## MAX202 5-V DUAL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

SLLS576D - JULY 2003 - REVISED JANUARY 2004

- ESD Protection for RS-232 Bus Pins
   ±15-kV Human-Body Model
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates at 5-V V<sub>CC</sub> Supply
- Operates Up To 120 kbit/s
- External Capacitors . . . 4 × 0.1 μF
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Applications
  - Battery-Powered Systems, PDAs, Notebooks, Laptops, Palmtop PCs, and Hand-Held Equipment

#### D, DW, N, OR PW PACKAGE (TOP VIEW) С1+ Г 16 V<sub>CC</sub> ∨+ Π 2 15 ∏ GND C1− ∏ 3 14∏ DOUT1 13**∏** RIN1 C2+ [] 4 C2- [] 5 12 ROUT1 11 DIN1 V- [] 6 DOUT2 17 10 DIN2 RIN2 🛮 8 9 ROUT2

### description/ordering information

The MAX202 device consists of two line drivers, two line receivers, and a dual charge-pump circuit with  $\pm 15$ -kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 5-V supply. The device operates at data signaling rates up to 120 kbit/s and a maximum of 30-V/ $\mu$ s driver output slew rate.

#### ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP (N)	Tube of 25	MAX202CN	MAX202C
	COIC (D)	Tube of 40	MAX202CD	MAYOOO
	SOIC (D)	Reel of 2500	MAX202CDR	MAX202C
0°C to 70°C	0010 (DVA)	Tube of 40	MAX202CDW	MANAGOO
	SOIC (DW)	Reel of 2000	MAX202CDWR	MAX202C
	TSSOP (PW)	Tube of 90	MAX202CPW	MAYOOO
		Reel of 2000	MAX202CPWR	MAX202C
	PDIP (N)	Tube of 25	MAX202IN	MAX202I
	COIC (D)	Tube of 40	MAX202ID	MANAGO
	SOIC (D)	Reel of 2500	MAX202IDR	MAX202I
-40°C to 85°C	0010 (DVA)	Tube of 40	MAX202IDW	MANAGON
	SOIC (DW)	Reel of 2000	MAX202IDWR	MAX202I
	TSSOP (PW)	Tube of 90	MAX202IPW	MAX202I
	1330F (PW)	Reel of 2000	MAX202IPWR	IVIAAZUZI

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **Function Tables**

## **EACH DRIVER**

INPUT DIN	OUTPUT DOUT
L	Н
Н	L


H = high level, L = lowlevel

### **EACH RECEIVER**

INPUT R <sub>IN</sub>	OUTPUT ROUT
L	Н
Н	L
Open	Н

H = high level, L = lowlevel, Open = input disconnected connected driver off

## logic diagram (positive logic)





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.3 V to 6 V
Positive charge pump voltage range, V+ (see Note 1)	V <sub>CC</sub> – 0.3 V to 14 V
Negative charge pump voltage range, V– (see Note 1)	–14 V to 0.3 V
Input voltage range, V <sub>I</sub> : Drivers	0.3 V to V+ + 0.3 V
Receivers	±30 V
Output voltage range, VO: Drivers	V– – 0.3 V to V+ + 0.3 V
Receivers	0.3 V to V <sub>CC</sub> + 0.3 V
Short-circuit duration: DOUT	Continuous
Package thermal impedance, θ <sub>JA</sub> (see Notes 2 and 3):	: D package 73°C/W
	DW package 57°C/W
	N package 67°C/W
	PW package 108°C/W
Operating virtual junction temperature, T <sub>J</sub>	150°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to network GND.
  - 2. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 4 and Figure 4)

		MIN	NOM	MAX	UNIT
Supply voltage				5.5	V
VIH	Driver high-level input voltage D <sub>IN</sub>	2			V
V <sub>IL</sub>	Driver low-level input voltage D <sub>IN</sub>			0.8	V
\/.	Driver input voltage D <sub>IN</sub>	0		5.5	V
VI	Receiver input voltage			30	V
т.	MAX202C	0		70	۰۰
TA	Operating free-air temperature  MAX202I	-40		85	°C

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
ICC	Supply current	No load, $V_{CC} = 5 \text{ V}$		8	15	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ , and  $T_A = 25^{\circ}\text{C}$ .

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.



#### **DRIVER SECTION**

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

	PARAMETER	TEST CONDITIONS			TYP†	MAX	UNIT
Vон	High-level output voltage	D <sub>OUT</sub> at R <sub>L</sub> = 3 k $\Omega$ to GND,	$D_{IN} = GND$	5	9		V
VOL	Low-level output voltage	D <sub>OUT</sub> at R <sub>L</sub> = 3 k $\Omega$ to GND,	DIN = VCC	-5	-9		V
lн	High-level input current	VI = VCC			15	200	μΑ
IIL	Low-level input current	V <sub>I</sub> at 0 V			-15	-200	μΑ
los <sup>‡</sup>	Short-circuit output current	V <sub>CC</sub> = 5.5 V,	VO = 0 V		±10	±60	mA
r <sub>O</sub>	Output resistance	$V_{CC}$ , V+, and V- = 0 V,	V <sub>O</sub> = ±2 V	300			Ω

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ , and  $T_A = 25^{\circ}\text{C}$ .

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
	Maximum data rate	C <sub>L</sub> = 50 to1000 pF, One D <sub>OUT</sub> switching,	R <sub>L</sub> = 3 k $\Omega$ to 7 k $\Omega$ , See Figure 1	120			kbit/s
<sup>t</sup> PLH (D)	Propagation delay time, low- to high-level output	C <sub>L</sub> = 2500 pF, All drivers loaded,	$R_L = 3 \text{ k}\Omega$ , See Figure 1		2		μs
<sup>t</sup> PHL (D)	Propagation delay time, high- to low-level output	C <sub>L</sub> = 2500 pF, All drivers loaded,	$R_L = 3 kΩ$ , See Figure 1		2		μs
t <sub>sk(p)</sub>	Pulse skew§	$C_L = 150 \text{ pF to } 2500 \text{ pF},$	R <sub>L</sub> = 3 k $\Omega$ to 7 k $\Omega$ , See Figure 2	300		ns	
SR(tr)	Slew rate, transition region (see Figure 1)	$C_L = 50 \text{ pF to } 1000 \text{ pF},$ $V_{CC} = 5 \text{ V}$	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	3	6	30	V/μs

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ , and  $T_A = 25^{\circ}\text{C}$ .

#### **ESD** protection

PIN	TEST CONDITIONS	TYP	UNIT
D <sub>OUT</sub> , R <sub>IN</sub>	Human-Body Model	±15	kV



<sup>\$</sup> Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output should be shorted at a time.

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

 $<sup>\</sup>mbox{\$ Pulse skew is defined as } \mbox{$tp_{LH}-t_{PHL}$} \mbox{ of each channel of the same device.} \label{eq:pulse skew}$  NOTE 4: Test conditions are C1–C4 = 0.1  $\mu F$  at V\_CC = 5 V  $\pm$  0.5 V.

#### RECEIVER SECTION

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

PARAMETER		TEST COND	MIN	TYP <sup>†</sup>	MAX	UNIT	
Vон	High-level output voltage	I <sub>OH</sub> = -1 mA		3.5V	V <sub>CC</sub> -0.4 V		V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA				0.4	V
V <sub>IT+</sub>	Positive-going input threshold voltage	$V_{CC} = 5 V$ ,	T <sub>A</sub> = 25°C		1.7	2.4	V
VIT-	Negative-going input threshold voltage	$V_{CC} = 5 V$ ,	T <sub>A</sub> = 25°C	0.8	1.2		V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			0.2	0.5	1	V
rį	Input resistance	$V_I = \pm 3 \text{ V to } \pm 25 \text{ V}$		3	5	7	kΩ

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5$  V, and  $T_A = 25$ °C.


NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 3)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
<sup>t</sup> PLH (R)	Propagation delay time, low- to high-level output	C <sub>L</sub> = 150 pF		0.5	10	μs
tPHL (R)	Propagation delay time, high- to low-level output	C <sub>L</sub> = 150 pF		0.5	10	μs
t <sub>sk(p)</sub>	Pulse skew <sup>‡</sup>			300	·	ns

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ , and  $T_A = 25^{\circ}\text{C}$ .

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 120 kbit/s,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_\Gamma \le 10$  ns.  $t_f \le 10$  ns.

Figure 1. Driver Slew Rate

<sup>‡</sup> Pulse skew is defined as  $|t_{PLH} - t_{PHL}|$  of each channel of the same device. NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F, at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.


### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 120 kbit/s,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_\Gamma \le 10$  ns.

Figure 2. Driver Pulse Skew




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_O = 50~\Omega$ , 50% duty cycle,  $t_\Gamma \le 10~\text{ns}$ .

Figure 3. Receiver Propagation Delay Times



### **APPLICATION INFORMATION**



 $^\dagger\text{C3}$  can be connected to  $\text{V}_{CC}$  or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

Figure 4. Typical Operating Circuit and Capacitor Values



#### **APPLICATION INFORMATION**

#### capacitor selection

The capacitor type used for C1–C4 is not critical for proper operation. The MAX202 requires 0.1- $\mu$ F capacitors, although capacitors up to 10  $\mu$ F can be used without harm. Ceramic dielectrics are suggested for the 0.1- $\mu$ F capacitors. When using the minimum recommended capacitor values, make sure the capacitance value does not degrade excessively as the operating temperature varies. If in doubt, use capacitors with a larger (e.g., 2×) nominal value. The capacitors' effective series resistance (ESR), which usually rises at low temperatures, influences the amount of ripple on V+ and V-.

Use larger capacitors (up to 10 μF) to reduce the output impedance at V+ and V-.

Bypass  $V_{CC}$  to ground with at least 0.1  $\mu$ F. In applications sensitive to power-supply noise generated by the charge pumps, decouple  $V_{CC}$  to ground with a capacitor the same size as (or larger than) the charge-pump capacitors (C1–C4).

## **ESD** protection

TI MAX202 devices have standard ESD protection structures incorporated on the pins to protect against electrostatic discharges encountered during assembly and handling. In addition, the RS232 bus pins (driver outputs and receiver inputs) of these devices have an extra level of ESD protection. Advanced ESD structures were designed to successfully protect these bus pins against ESD discharge of ±15-kV when powered down.

#### **ESD** test conditions

Stringent ESD testing is performed by TI, based on various conditions and procedures. Please contact TI for a reliability report that documents test setup, methodology, and results.

## **Human-Body Model (HBM)**

The HBM of ESD testing is shown in Figure 5. Figure 6 shows the current waveform that is generated during a discharge into a low impedance. The model consists of a 100-pF capacitor, charged to the ESD voltage of concern, and subsequently discharged into the device under test (DUT) through a 1.5-k $\Omega$  resistor.




Figure 5. HBM ESD Test Circuit



#### **APPLICATION INFORMATION**




Figure 6. Typical HBM Current Waveform

### Machine Model (MM)

The MM ESD test applies to all pins using a 200-pF capacitor with no discharge resistance. The purpose of the MM test is to simulate possible ESD conditions that can occur during the handling and assembly processes of manufacturing. In this case, ESD protection is required for all pins, not just RS-232 pins. However, after PC board assembly, the MM test no longer is as pertinent to the RS-232 pins.







i.com 4-Mar-2005

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
MAX202CD	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
MAX202CDR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
MAX202CDW	ACTIVE	SOIC	DW	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
MAX202CDWR	ACTIVE	SOIC	DW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
MAX202CPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
MAX202CPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
MAX202ID	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
MAX202IDR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
MAX202IDW	ACTIVE	SOIC	DW	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
MAX202IDWR	ACTIVE	SOIC	DW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
MAX202IPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
MAX202IPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



# DW (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated